Date of Award

Spring 1989

Document Type

Dissertation

Degree Name

Doctor of Philosophy (PhD)

Department

Electrical/Computer Engineering

Committee Director

John W. Stoughton

Committee Member

Roland Mielke

Committee Member

Larry Wilson

Committee Member

D. Livingston

Abstract

Algorithm To Architecture Mapping Model (ATAMM) is a new marked graph model from which the rules for data and control flow in a homogeneous, multicomputer, data flow architecture may be defined. This research is concerned with performance modeling and performance enhancement for periodic execution of large-grain, decision-free algorithms in such an ATAMM defined architecture. Performance measures and bounds are established. Algorithm transformation techniques are identified for performance enhancement and reduction of computing element requirements. Operating strategies are developed for optimum time performance and for sub-optimum time performance under limited availability of computing elements. An ATAMM simulator is used to test and validate these operating strategies. Experiments on a three computing element testbed provide verification of performance modeling and transformation methods.

DOI

10.25777/r62w-cq14

Share

COinS