Date of Award

Spring 5-2022

Document Type

Thesis

Degree Name

Master of Science (MS)

Department

Electrical & Computer Engineering

Program/Concentration

Electrical and Computer Engineering

Committee Director

Sylvain Marsillac

Committee Member

Chung Hao Chen

Committee Member

Lee Belfore

Committee Member

Dimitrie Popescu

Abstract

NMOS logic gates were a predecessor to the CMOS logic gates widely used today. They allow for easier process steps and take into account the limited equipment that is available in the ODU clean room. In this thesis, NMOS logic gates were studied in order to open a new field of research into logic gates at Old Dominion University. This work focuses mostly on the designs of the mask patterns and the design of the fabrication process. NOT, NOR, NAND, OR, and AND gates were fabricated with transistors with a 75 µm gate length, using masks and processes specifically developed for our equipment, such as the maskless mask aligner. All gates fabricated demonstrated the expected behavior but with some limitations. Due to a high value on the on resistance for the transistor (Ron), the voltage divider between the on and off state of the transistor is not as distinguishable as in our simulations. This leads to a voltage range for the LOW or HIGH outputs to be narrower than anticipated, at 0 to 3 V and 3 to 4 V respectively. Future designs of the NMOS logic gates should work towards reducing the Ron value.

DOI

10.25777/n7r7-q962

ISBN

9798834007227

Share

COinS